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[571 ABSTRACT 
The invention herein disclosed is a digital circuit which 
emulates a synchro signal in a synchro-resolver fol-
lower system for precise control of shaft position and 
rotation at very low rotational rates. The subject inven-
tion replaces the synchro and drive motor in a synchro-
resolver follower system with a digital and analog syn-
chro emulation circuit for generating the resolver con-
trol signal. The synchro emulation circuit includes am-
plitude modulation means to provide relatively high 
frequency resolver excitation signals for accurate re-
solver response even with very low shaft rotation rates. 
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used for addressing a pair of read only memories 
(ROMs), a first ROM which contains digitized sine 
information and a second ROM which contains digi-
tized cosine information. As the counter increments or 
CO:l'l.'TROL CIRCUITRY USING ELECTRONIC 
EMULATION OF A SYNCHRO SIGNAL FOR 
ACCURATE CONTROL OF POSITION AND RATE 
OF ROTATION FOR SHAFTS 
ORIGIN OF THE INVENTION 
The invention described herein was made by employ-
ees of the U.S. Government and may be manufactured 
and used by or for the Government for Government 
purposes without the payment of any royalties thereon 
or therefore. 
5 decrements, information is passed from the ROMs to a 
corresponding pair of digital to analog (01 A) convert-
ers which in turn provide corresponding analog cosine 
and sine wave outputs. These waveforms are each mul-
tiplied with a carrier frequency and then used as an 
10 excitation signal for a corresponding resolver stator 
input. 
TECHNICAL FIELD 
A frequency divider and mUltiplexer circuit is em-
ployed between the crystal clock oscillator and the 
counter to enable the counter frequency to be chosen 
The present invention is broadly related to servo 15 from a plurality of frequencies to allow a desired rota-
lllechanisnis and control systems for accurate control of tional rate to be selected. 
rotating shaft position and rate of rotation. More specifi- The present invention solves the problem of poor 
cally, thi.sinve~tion i~ related to feedback control sys- resolver low frequency response by mUltiplying the low 
tems which tYPically tncl~de a s~nch~o, a resolver.an~ frequency sine and cosine waves with a high frequency 
a. controlled .motor. The l~~entl~n d~sc1os.ed herem IS 20 carrier signal and then applying the resulting modulated 
directed pa:tJcul~r1y to a digital circuit which emulates signals to the respective resolver stator inputs. The 
a synchro Signal In a synchro-resolver follower system. signal generated by the resolver rotor is then demodu. 
BACKGROUND ART lated to obtain an error signal which is input to a power 
amplifier for a controlled motor, to maintain the shan at 
a desired rotational velocity and position. By employing 
a plurality of these resolver circuits, al1 controlled by 
Synchro-resolver systems or devices are typicalIy 25 
employed to sense and control the position of rotating 
shafts accurately. In older prior art synchro-resolver 
systems, a motor is employed to drive a synchro at a 
particular rate or rotational velocity. The synchro pro-
duces a control signal which is fed into a resolver. The 30 
output of the resolver is then fed to a demodulator 
which produces an error signal that is input to an ampli-
fier which drives the motor to be controlled. 
The disadvantages of the 'previous methods are the 
cost, weight and corresponding electrical and mechani- 35 
cal hardware requirements for the additional drive 
motor and synchro. In addition, conventional resolver 
shaft position controlling circuits cannot be employed 
at very low speeds because the resolver must be excited 
by sine and cosine waveforms of fairly high frequency 40 
in order to function properly. 
the same oscillator, the speeds and relative positions of 
a plurality of shafts can be accurately controlled. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The objects, features, and advantages of the present 
invention will become apparent from a consideration of 
the following detailed description of a preferred em-
bodiment thereof, taken in conjunction with the accom-
panying drawings, in which:, , 
FIG. 1 is a block diagram of a circuit that forms a 
preferred embodiment of the subject invention; and, 
FIG. 2 is a schematic diagram of a portion of the 
circuit illustrated in FIG. 1. 
BEST MODE FOR CARRYING OUT THE 
INVENTION . There have been attempts to overcome the limita-
tions of conventional electro-mechanical synchros with 
the substitution of analog circuit synchro signal genera- Turning now to a more detailed consideration of a 
tors. An analog emulation of this synchro signal is unde- 45 preferred embodiment of the present invention, there is 
sirable, however, due to the instabilities of signals pro- illustrated in FIGS. 1 and 2, a synchro emulation circuit 
duced in analog circuitry. 1 including a single crystal clock oscillator 10 which 
Other prior art resolver excitation circuits have in- provides a periodic signal to a frequency divider 12. In 
c1uded digital circuit elements. For example, U.S. Pat. the preferred embodiment, the crystal clock oscillator 
No. 4,204,257 discloses a resolver position measuring SO provides a 4.194304 Megahertz (MHz) signal which is 
device which includes a digital counter, a pair of read divided down to a 4.096 kilohertz (KHz) carrier signal. 
only memory means for providing sine and cosine se- The 4.096 KHz signal is conditioned to provide a stable 
quences and a pair of digital to analog converters to -10 volt to + 10 volt output. In the preferred embodi-
generate sine and cosine analog waveforms for resolver ment, the frequency divider 12 is capable of providing 8 
excitation. Circuits such as this do not solve the prob- 55 separate frequencies in output, they are: 256 Hz, 512 Hz, 
lem of poor resolver low frequency response. 1024 HZ, 2048 Hz, 4096 Hz, 8192 Hz, 16384 Hz and 
32768 Hz. 
DISCLOSURE OF INVENTION 
The object of the present invention is to provide ·a 
digital and analog control circuit, for generating modu- 60 
lated analog resolver excitation signals and recovering 
an error signal from a resolver, having the advanta-
geous circuit topology herein disclosed. 
The subject invention replaces the synchro and drive 
motor with a synchro emulation circuit for generating 6S 
the resolver excitation signal. The synchro emulation 
circuit includes a clock oscillator which controls the 
operation of a counter. The output of the counter is 
The output of the frequency divider 12 is input to a 
multiplexer 14 and signal conditioning circuitry 16. The 
8 to 1 multiplexer chooses one of the 8 frequencies 
available on the frequency divider in response to con-
trol signals from a trio of multiplexer control lines 18. 
The signal conditioning circuitry 16 provides a condi-
tioned 4.096 KHz output signal as a carrier signal. 
The multiplexer provides a selected frequency as an 
input to counter ZO. The counter output may optionally 
either increment or decrement in response to a counter 
control signal on the counter control line 22. The 
3 
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ELEMENT NUMBER 
30.32 
34.38 
40 
-continued 
IC IDENTIFICATION NUMBER 
MN370 
MPY 1000 
741 OP AMP and associated 
circuit elements 
counter may also be stopped at a given count by the 
addition of an optional switched clock control line 24. 
Counter functions such as increment, decrement and 
stop are not shown in the embodiment of FIG. 2, but 
these functions are easily added with currently available 5 
integrated circuits. The output from the counter is pro-
vided as an input to a sine information ROM 26 and a 
cosine information ROM 28. The output from the sine 
information ROM is provided as an input to a first D/ A Turning now to operational details, the 4.194304 
converter 30. The output of the cosine information 10 MHz clock 10 provides an input to the divider 12 and 
ROM is provided as an input to a second D/ A con- multiplexer 14 which gives 8 selectable outputs of bi-
verter 32. nary mUltiples from 256 Hz through 32768 Hz. The 
The analog output from the first D/ A converter 30 is divider 12 also provides the 4{)96 Hz carrier signal. 
a sine wave which is fed into a first analog multiplier 34. As shown in FIG. 2, the MM74HC4020 divider 12 
A second input to the first analog multiplier 34 is the 15 provides the 4{)96 Hz signal in a 0-5 volt waveform. 
conditioned carrier signal output from the signal condi- Conditioning circuit 16 converts this to a -10 V to 
tioning circuitry 16. The first analog mUltiplier 34 multi- + 10 V conditioned carrier signal. 
plies the analog sine wave output from the first D/ A The selectable frequencies are used to vary the rota-
converter and the 4.096 KHz carrier signal to provide a tional rate of the motor being controlled. The selected 
first output signal to a resolver 36, or to an equivalent 20 frequency is input to the 12 bit counter 20. The output 
position sensing device. The first multiplier output sig- of this counter is used for addressing the sine ROM 26 
nal to the resolver input is: and the cosine ROM 28. The sine ROM contains digi-
sine (carrier) • sine (selected frequency) tized sine information and the cosine ROM contains 
The "sine (carrier)" term in this expression represents digitized cosine information. As the-counter 20 incre-
a conditioned carrier which can be a sine wave or any 25 ments (or, for another counter, not the 74HC4040, dec-
other periodic signal. In one embodiment a square wave rements), information is passed from each of the ROMs 
is the carrier, however the carrier could be a triangular to first and second D/A converters 30 and 32, respec-
wave or a sawtooth wave. tively. The outputs from the D/ A converters are a sine 
The output of the second D/ A converter 32 is a co- waveform and a cosine waveform, each oscillating at a 
sine wave which is provided as an input to a second 30 frequency corresponding to the desired shaft rotational 
analog mUltiplier 38. The second analog multiplier 38 rate 
has as a second input the 4.096 KHz conditioned output The sine and cosine waves are each multiplied with 
of the signal conditioning circuit 16. The analog multi- (or amplitude modulated by) the carrier frequency in 
plier multiplies the cosine waveform and the condi- the analog multiplier circuits 34 and 38. These multi-
tioned carrier signal to generate the second resolver 35 plied signals are used as excitation signals for the re-
input signal, which is: solver 36. These signals are similar to what would be 
sine (carrier) • cosine (selected frequency) provided by a synchro in a standard synchro-resolver 
As mentioned above the "sine (carrier)" term may be follower application. However, since the excitation 
a sine wave, a square wave, a triangular wave or a signals are amplitude modulated up into the kilohertz 
sawtooth wave. The only limitation is that the carrier 40 frequency range, problems with resolver low frequency 
must be a periodic waveform. The second resolver response are avoided and a typical resolver may be 
input must use the same conditioned carrier signal as the employed for applications in which very slow shaft 
first resolver input, i.e. a square wave conditioned car- rotation rates are desired. The excitation signals, modu-
rier signal may be used for both multiplier inputs. For lated in this way, contain both position and rate of rota-
this implementation, the selected shaft rotation frequen- 45 tion commands. When the first and second stator inputs 
cies can be: 1/16 Hz, Hz, 1 Hz, i Hz, 1 Hz, 2 Hz, 4 Hz of the resolver 36 are excited with these modulated 
and 8 Hz. signals, the resolver stator output signal needs only to 
A demodulation circuit 40 receives an input signal be demodulated to generate a true error signal. The 
from the resolver 36, or from the equivalent sensing purpose of the resolver 36 is to convert the excitation 
device. The demodulation circuit 40 combines this input so signals into an error signal. 
with the output of the signal conditioning circuit 16 for The output of the resolver 36 is demodulated from 
coherent amplitude demodulation of the error signal. the carrier frequency in the demodulation circuit 40 to 
The demodulation circuit 40 produces an error signal provide the error signal used in controlling the motor. 
which is then provided as an input to a compensation FIG. 2 shows a simple circuit for coherent amplitude 
circuit 42. The compensated output signal from the 55 demodulation as is well known in the art. The error 
compensation circuit 42 is an input to a power amplifier signal is the difference between the desired rotational 
44 for a controlled motor. position and the actual rotational position of the motor. 
As iUustrated in FIG. 2, the various circuit elements The disclosed embodiment should not be interpreted 
of the synchro emulation circuit 1 can be chosen as as limiting the present invention. There are a number of 
indicated by the following table: 60 alternate embodiments which could be realized within 
the scope and spirit of the invention. For example, the 
ELEMENT NUMBER 
12 
14 
16 
20 
26.28 
IC IDENTIFICATION NUMBER 
MM74HC4020 
MM74HC4OS1 
741 OP AMP and associated 
circuit elements 
MM74HC4040 
NMC27C32 
frequency of the crystal controlled oscillator can be 
adjustable or the oscillator can be replaced with a volt-
age controlled oscillator, to give a wider dynamic range 
65 for commanded rotational rates. In addition, a station- . 
ary position of the motor can easily be realized by with-
holding or stopping the clock to the counter at a count 
corresponding to the desired angular position. In addi-
, . 
- . 
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tion, increased accuracy and resolution for this control-
ler could be realized by increasing the size of the ROM 
storage means, thereby allowing enhanced resolution of 
the digitized sine and cosine information. The present 
embodiment could also be altered to provide increased 5 
accuracy by utilizing higher resolution D/ A convert-
ers. Any such modification simply requires the number 
of data lines from the ROM means to be equal to the 
number of input lines for the D/ A converters. Finally, 
the direction of rotation could be selectable by replac- 10 
ing the 12 bit counter 20 with a 12 bit up/down counter 
and providing a means for controlling the counter. 
Although the invention has been disclosed in terms of 
.a preferred embodiment, it should be understood that 
numerous modifications and variations could be made 15 
thereto without departing from the true spirit and scope 
thereof as defined by the following claims. 
We claim: 
1. A control circuit for generating excitation signals 
for a resolver and recovering an error signal from the 20 
resolver, comprising: 
a) periodic digital signal generation means, for gener-
ating a first digital signal and a carrier signal; 
b) counter means responsive to said first digital signal 25 
for generating a counter output signal; 
c) first means responsive to said counter output signal 
for generating a digital sine wave signal which is a 
function of said counter output signal; 
d) second means responsive to said counter output 30 
signal for generating a digital cosine wave signal 
which is a function of said counter output. signal; 
e) first digital-to-analog conversion means responsive 
to said digital sine wave signal for generating an 
analog sine wave signal; 35 
f) second digital-to-analog conversion means respon-
sive to said digital cosine wave signal for generat-
ing an analog cosine wave signal; . 
g) first analog multiplier means responsive to said 
analog sine wave signal and said carrier signal for 40 
generating a first resolver excitation signal which is 
a function of both the analog sine wave signal and 
the carrier signal; 
h) second analog multiplier means responsive to said 
analog cosine wave signal and said carrier signal 45 
for generating a second resolver excitation signal 
which is a function of both the analog cosine wave 
signal and the carrier signal; 
i) resolver means for generating a resolver output 
signal in response to said first and second resolver 50 
excitation signals; and, 
j) demodulation means responsive to a resolver out-
put signal and said carrier signal to generate an 
error signal. 
2. The control circuit as recited in claim 1, wherein 55 
said first means comprises a frrst memory means and 
said second means comprises a second memory means. 
3. The control circuit as recited in claim 2, wherein 
said 
first memory means comprises a first read only mem- 60 
ory means and said second memory means com-
prises a second read only memory means. 
4. The control circuit as recited in claim 1, wherein 
said counter means operates to increment said counter 
output signal. 6S 
5. The control circuit as recited in claim I, wherein 
said counter means operates to decrement said counter 
output signal. 
6. The counter means as recited in claim 4 further 
responsive to a counter control signal, wherein said 
counter means operates to increment said counter out-
put signal when said counter control signal is in a first 
state and said counter means operates to decrement said 
counter output signal when said counter control signal 
is in a second state. 
7. A control circuit for generating excitation signals 
for a resolver and recovering an error signal from the 
resolver, comprising: 
a) periodic clock signal generation means; 
b) frequency divider means responsive to said clock 
signal for dividing said clock signal into a plurality 
of divided signals, where one of said divided sig-
nals is a carrier signal; 
c) multiplexer means, responsive to a multiplexer 
control signal, for selecting one of said divided 
signals as a multiplexer output signal; 
d) counter means responsive to said multiplexer out-
put signal for generating a counter output signal; 
e) frrst read only memory means responsive to said 
counter output signal for generating a digital sine 
wave signal which is a function of said counter 
output signal; 
f) second read only memory means responsive to said 
counter output signal for generating a digital cosine 
wave signal which is a function of said counter 
output signal; 
g) first digital-to-analog conversion means responsive 
to said digital sine wave signal for generating an 
analog sine wave signal; 
h) second digital-to-analog conversion means respon-
sive to said digital cosine wave signal for generat-
ing an analog cosine wave signal; 
i) first analog multiplier means responsive to said 
analog sine wave signal and said carrier signal for 
generating a first resolver excitation signal which is 
a function of both the analog sine wave signal and 
the carrier signal; 
j) second analog multiplier means responsive to said 
analog cosine wave signal and said carrier signal 
for generating a second resolver excitation signal 
which is a function of both the analog cosine wave 
signal and the carrier signal; 
k) resolver means for generating a resolver output 
signal in response to said first and second resolver 
excitation signals; 
I) demodulation means responsive to a resolver out-
put signal and said carrier signal to generate an 
error signal; and, 
m)- motor amplifier means responsive to said error 
signal for generating a motor drive signal. 
8. The control circuit of claim 7, further comprising.a 
signal conditioning means responsive to said frequency 
divider means for conditioning said carrier signal to 
produce a conditioned carrier signal. . 
9. The control circuit of claim 8, wherein the flfSt 
analog multiplier means, the second analog multiplier 
means and the demodulation means are each responsive 
to said conditioned carrier signal. 
10. The control circuit of claim 7 wherein said flfSt 
resolver excitation signal is the sine of the carrier signal 
multiplied by the sine of the counter output signal. 
11. The control circuit of claim 7 wherein said second 
resolver excitation signal is the sine of the carrier signal . 
mUltiplied by the cosine of the counter output signal. 
12. The control circuit of claim 7 wherein said peri-
odic clock signal generation means includes frequency 
· .. 
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control means for controlling the clock signal fre-
quency. 
13. A control circuit for generating excitation signals 
for a resolver and recovering an error signal from the 5 
resolver, comprising: 
a) periodic digital signal generation means, for gener-
ating a first digital signal and a carrier signal, com-
prising 
i) periodic clock signal generation means; 
ii) frequency divider means responsive to said 
10 
clock signal for dividing said clock signal into a 
plurality of divided signals, where one of said 15 
divided signal is the carrier signal; and, 
iii) multiplexer means, responsive to a multiplexer 
control signal, for selecting one of said divided 
signals as said first digital signal; 
b) counter means responsive to said first digital signal 20 
for generating a counter output signal; 
c) first means responsive to said counter output signal 
for generating a digital sine wave signal which is a 
function of said counter output signal; 25 
d) second means responsive to said counter output 
signal for generating a digital cosine wave signal 
which is a function of said counter output signal; 
30 
35 
40 
45 
50 
S5 
60 
65 
e) first digital-to-analog conversion means responsive 
to said digital sine wave signal for generating an 
analog sine wave signal; 
o second digital-to-analog conversion means respon-
sive to said digital cosine wave signal for generat-
ing an analog cosine wave signal; 
g) first analog multiplier means responsive to said 
analog sine wave signal and said carrier signal for 
generating a first resolver excitation signal which is 
a function of both the analog sine wave signal and 
the carrier signal; 
h) second analog multiplier means responsive to said 
analog cosine wave signal and said carrier signal 
for generating a second resolver excitation signal 
which is a function of both the analog cosine wave 
signal and the carrier signal; 
i) resolver means for generating a resolver output 
signal in response to said first and second resolver 
excitation signals; and 
j) demodulation means responsive to a resolver out-
put signal and said carrier signal to generate an 
error signal. 
14. The control circuit as recited in claim 13, wherein 
said counter means is further responsive to a switched 
clock signal for rendering the counter means unrespon-
sive to said first digital signal, where said counter out-
put signal shall remain a fixed value for such period as 
the switched clock signal remains disabled. 
.. .. .. .. .. 
